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Abstract
Energy efficiency and computing flexibility are some of the
primary design constraints of heterogeneous computing. In
this paper, we present FlashAbacus, a data-processing accel-
erator that self-governs heterogeneous kernel executions and
data storage accesses by integrating many flash modules in
lightweight multiprocessors. The proposed accelerator can
simultaneously process data from different applications with
diverse types of operational functions, and it allows multiple
kernels to directly access flash without the assistance of a
host-level file system or an I/O runtime library.We prototype
FlashAbacus on a multicore-based PCIe platform that con-
nects to FPGA-based flash controllers with a 20 nm node
process. The evaluation results show that FlashAbacus can
improve the bandwidth of data processing by 127%, while
reducing energy consumption by 78.4%, as compared to a
conventional method of heterogeneous computing.
1. Introduction
Over the past few years, heterogeneous computing has un-
dergone significant performance improvements for a broad
range of data processing applications. This was made possi-
ble by incorporating many dissimilar coprocessors, such as
general-purpose graphics processing units (GPGPUs) [50]
and many integrated cores (MICs) [14]. These accelerators
with many cores can process programs offloaded from a host
by employing hundreds and thousands of hardware threads,
in turn yielding performance than that of CPUs many orders
of magnitude [5, 21, 47].
While these accelerators are widely used in diverse het-
erogeneous computing domains, their power requirements
render hardware acceleration difficult to achieve in low
power systems such as mobile devices, automated driving
systems, and embedded designs. For example, most modern
GPGPUs and MICs consume as high as 180 watts and 300
watts per device [1, 14], respectively, whereas the power
This paper is accepted by and will be published at 2018 EuroSys. This
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constraints of most embedded systems are approximately a
few watts [8]. To satisfy this low power requirement, ASICs
and FPGAs can be used for energy efficient heterogeneous
computing. However, ASIC- or FPGA-based accelerators
are narrowly optimized for specific computing applications.
In addition, their system usability and accessibility are of-
ten limited due to static logic and inflexible programming
tasks. Alternatively, embedded multicore processors such as
the general purpose digital signal processor (GPDSP), em-
bedded GPU and mobile multiprocessor can be employed
for parallel data processing in diverse low power systems
[25, 35].
Although the design of low-power accelerators with em-
bedded processors opens the door to a new class of hetero-
geneous computing, their applications cannot be sufficiently
well tuned to enjoy the full benefits of the data-processing
acceleration; this is because of two root causes: i) low pro-
cessor utilization and ii) file-associated storage accesses.
Owing to data transfers and dependencies in heterogeneous
computing, some pieces of code execution are serialized, in
turn limiting the processing capability of the low-power ac-
celerators. In addition, because, to the best of our knowl-
edge, all types of accelerators have to access external storage
when their internal memory cannot accommodate the target
data, they waste tremendous energy for storage accesses and
data transfers. External storage accesses not only introduce
multiple memory copy operations in moving the data across
physical and logical boundaries in heterogeneous comput-
ing, but also impose serial computations for marshalling the
data objects that exist across three different types of com-
ponents (e.g., storage, accelerators, and CPUs). Specifically,
49% of the total execution time and 85% of the total system
energy for heterogeneous computing are consumed for only
data transfers between a low-power accelerator and storage.
In this paper, we propose FlashAbacus, a data process-
ing accelerator that self-governs heterogeneous comput-
ing and data storage by integrating many flash modules
in lightweight multiprocessors to resemble a single low-
power data processing unit. FlashAbacus employs tens of
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Figure 1: Datapath analysis in terms of H/W and S/W.
low-power functional units rather than hundreds and thou-
sands of hardware threads that most manycore accelerators
employ. Even though the computing capacity of the small
number of functional units is not as high as that of the many-
core accelerators, FlashAbacus can process data near flash
with different types of applications or kernels that contain
multiple functions or both. Such multi-kernel execution can
maximize the resource utilization by dynamically schedul-
ing multiple applications across all the internal processors.
The kernel scheduler can also reorder the executions in an
out of order manner by recognizing the code blocks that
have no data dependency across different kernels of the tar-
get data-intensive application. Therefore, FlashAbacus of-
fers high bandwidth with a relatively small number of pro-
cessors, thereby maximizing energy efficiency.
A challenge in enabling such multi-kernel execution near
flash is that the flash media integrated into the accelera-
tor are not practically working memories; they operate in
a manner similar to mass storage. That is, the cores of ac-
celerator cannot execute any type of kernels through typ-
ical load and store instructions. Therefore, the accelerator
needs to employ an OS, but the OS will make the accelera-
tor bulkier and will worsen the performance characteristics.
To address these challenges, we introduce Flashvisor that al-
lows the cores of accelerator to access flash directly without
any modification of the instruction set architecture or assis-
tance of the host-side storage stack. Flashvisor virtualizes
storage resources by mapping the data section of each ker-
nel to physical flash memory. In addition, it protects flash
from the simultaneous accesses of multi-kernel execution by
employing a range lock, which requires a few memory re-
sources. We also separate the flash management tasks from
their address translations [15, 23, 42, 56], and allocate a dif-
ferent processor to take over the flash management tasks.
This separation makes the flash management mechanisms
(e.g., garbage collection) invisible to the execution of multi-
ple kernels.
We built a prototype FlashAbacus on a low-power mul-
ticore [29] based PCIe platform that connects FPGA-based
flash controllers with a 20 nm node process [78]. To evaluate
the effectiveness of FlashAbacus prototype,we converted di-
verse computing applications [57] into our new execution
framework. Our evaluation results show that FlashAbacus
can offer 127% higher bandwidth and consume 78% less
energy than a conventional hardware acceleration approach
under data-intensive workloads.
2. Preliminaries
In this section, we analyze the overheads of moving data
between an accelerator and storage, which are often ob-
served in a conventional heterogeneous computing system.
This section then explains the baseline architecture of our
FlashAbacus.
2.1 Physical and Logical Data Paths
Hardware. Figure 1(a) shows the physical datapath with a
CPU, a low-power accelerator, and an SSD in conventional
heterogeneous computing. In cases where the accelerator
needs to process a large amount of data, the CPU generates
I/O requests and issues them to the underlying SSD through
I/O controllers such as AHCI [30, 34]. An SSD controller
then transfers the data from flash to its internal DRAM, and
the host controller again moves such data from the internal
DRAM to the host-side DRAM through a storage interface
[9, 37, 76] ( 1 ). During this time, the data can be recon-
structed and set in order as a form of objects that the accel-
erator can recognize ( 2 ). Finally, the CPU transfers the data
from the host-side DRAM to the internal DRAM of the ac-
celerator through the PCIe interface again ( 3 ). Note that, at
this juncture, all kernel executions of the accelerator are still
stalled because the input data are in being transferring and
are not ready to be processed. Once the data are successfully
downloaded, the embedded multicore processors (EMPs) of
the accelerator can start processing the data, and the results
will be delivered to the SSD in an inverse order of the input
2
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(a) System overview.
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(b) FlashAbacus architecture.
Figure 2: System overview and internal architecture of the proposed FlashAbacus.
data loading procedure ( 3 → 2 → 1 ). The movement of
data across different physical interface boundaries imposes
the restriction of long latency before the accelerator begins
to actually process data and leads to a waste of energy, re-
sulting from the creation of redundant memory copies. In
addition, the physical datapath deteriorates the degree of par-
allelism for kernel executions. For example, a single applica-
tion task has to be split into multiple kernels due to capacity
limit of the internal DRAM of the accelerator, in turn requir-
ing file-associated storage accesses and thereby serializing
the execution.
Software. Another critical bottleneck for heterogeneous
computing is the discrete software stacks, each of them ex-
ists for the accelerator and the SSD, respectively. As shown
in Figure 1(b), the host needs to employ a device driver
and a runtime library for the accelerator, while it requires
a storage stack that consists of flash firmware, a host block
adapter (HBA), a file system, and an I/O runtime to employ
the underlying device as storage. The runtime libraries for
the accelerator and the SSD offer different sets of interfaces,
which allow a user application to service files or offload data
processing, appropriately. In contrast, the accelerator driver
and HBA driver are involved in transferring data between
the device-side DRAM and host-side DRAM. Therefore, the
user application first needs to request data to the underlying
SSD through the I/O runtime library ( 1 ), and then it must
write data to the accelerator through the accelerator runtime
library ( 3 ). This activity causes multiple data copies within
the host-side DRAM. Furthermore, when the file system and
accelerator driver receive data from the application, all the
data from user buffers must be copied to OS-kernel buffers,
which again creates extra memory copies within the host-
side DRAM ( 2 ). This problem arises because OS-kernel
modules cannot directly access the user memory space, as
there is no guarantee that the current OS-kernel module is
executing in the process that the I/O request was initiated. In
addition to these unnecessary data copies (within the host-
side DRAM), the discrete software stacks also increase data
moving latency and consume energy because they enforce
many user/privilege mode switches between their runtime
libraries and OS-kernel drivers.
2.2 Baseline Architecture
The datapath analysis in the previous section shows that
the redundant memory copies across different devices are
unnecessary if we can integrate the SSD directly into the
accelerator, as shown in Figure 2a. The accelerator can also
execute a series of tasks without an interruption if there is
an enough memory space that can accommodate input data.
Motivated by these observations, we built an FPGA-based
flash backbone with a 20 nm processor node [78] and tightly
integrated it into a commercially-available embedded SoC
platform [29], as shown in Figure 2b.
Multicore. To perform energy-efficient and low-power data
processing near flash, our hardware platform employs mul-
tiple lightweight processors (LWPs) [29], which are built on
a VLIW architecture. The VLIW-based LWPs require nei-
ther out-of-order scheduling [19, 44] nor a runtime depen-
dency check because these dynamics are shifted to compil-
ers [18, 45]. Each LWP has eight functional units (FUs) that
consist of two multiplication FUs, four general purpose pro-
cessing FUs, and two load/store FUs; thus, we can reduce
the hardware complexity of the accelerator, while simulta-
neously satisfying the diverse demands of low-power data
processing applications. In this design, LWPs are all con-
nected over a high crossbar network, and they can commu-
nicate with each other over message queue interfaces that
we implemented by collaborating with a hardware queue at-
tached to the network [71].
Memory system. Our hardware platform employs two dif-
ferent memory systems over the network that connects all
LWPs: i) DDR3L and ii) scratchpad. While DDR3L con-
sists of a large low-power DRAM [55], the scratchpad is
composed of eight high-speed SRAM banks [27]. In our
platform, DDR3L is used for mapping the data sections of
each kernel to flash memory thereby hiding the long latency
imposed by flash accesses. DDR3L is also capable of ag-
gregating multiple I/O requests that head to the underlying
storage modules, and feasible to buffer the majority of flash
writes, which can take over the roles of the traditional SSD
internal cache [74]. In contrast, the scratchpad serves all ad-
ministrative I/O requests by virtualizing the flash and the en-
tries queued by the communication interfaces as fast as an
3
Components Specification
Working
frequency
Typical
power
Est.
B/W
LWP 8 processors 1GHz 0.8W/core 16GB/s
L1/L2 cache 64KB/512KB 500MHz N/A 16GB/s
Scratchpad 4MB 500MHz N/A 16GB/s
Memory DDR3L, 1GB 800MHz 0.7W 6.4GB/s
SSD 16 dies, 32GB 200MHz 11W 3.2GB/s
PCIe v2.0, 2 lanes 5GHz 0.17W 1GB/s
Tier-1 crossbar 256 lanes 500MHz N/A 16GB/s
Tier-2 crossbar 128 lanes 333MHz N/A 5.2GB/s
Table 1: Hardware specification of our baseline.
L2 cache. Note that all LWPs share a single memory address
space, but have their own private L1 and L2 caches.
Network organization. Our hardware platform uses a par-
tial crossbar switch [62] that separates a large network into
two sets of crossbar configuration: i) a streaming cross-
bar (tier-1) and ii) multiple simplified-crossbars (tier-2).
The tier-1 crossbar is designed towards high performance
(thereby integrating multiple LWPs with memory modules),
whereas throughputs of the tier-2 network are sufficient for
the performances of Advanced Mezzanine Card (AMC) and
PCIe interfaces exhibit [28]. These two crossbars are con-
nected over multiple network switches [70].
Flash backbone. Tier-2 network’s AMC is also connected
to the FPGA Mezzanine Card (FMC) of the backend stor-
age complex through four Serial RapidIO (SRIO) lanes
(5Gbps/lane). In this work, the backend storage complex
is referred to as flash backbone, which has four flash chan-
nels, each employing four flash packages over NV-DDR2
[58]. We introduce a FPGA-based flash controller for each
channel, which converts the I/O requests from the processor
network into the flash clock domain. To this end, our flash
controller implements inbound and outbound “tag” queues,
each of which is used for buffering the requests with min-
imum overheads. During the transition device domain, the
controllers can handle flash transactions and transfer the cor-
responding data from the network to flash media through the
SRIO lanes, which can minimize roles of flash firmware.
It should be noted that the backend storage is a self-
existence module, separated from the computation complex
via FMC in our baseline architecture. Since flash backbone
is designed as a separable component, ones can simply re-
place worn-out flash packages with new flash (if it needs).
Prototype specification. Eight LWPs of our FlashAbacus
operate with a 1GHz clock and each LWP has its own private
64KB L1 cache and 512KB L2 cache. The size of the 8-bank
scratchpad is 4MB; DDR3L also consists of eight banks with
a total size of 1GB. On the other hand, the flash backbone
connects 16 triple-level cell (TLC) flash packages [48], each
of which has two flash dies therein (32GB). Each of the four
flash packages is connected to one of the four NV-DDR2
channels that work on ONFi 3.0 [58]. The 8KB page read
and write latency are around 81 us and 2.6 ms, respectively.
Lastly, the flash controllers are built on the 2 million system
logic cells of Virtex Ultrascale FGPA [78]. The important
characteristics of our prototype are presented in Table 1.
3. High-level View of Self-Governing
Figure 3a illustrates a kernel execution model for conven-
tional hardware acceleration. In prologue, a data process-
ing application needs to open a file and allocate memory
resources for both an SSD and an accelerator. Its body it-
erates the code segments that read a part of file, transfer it to
the accelerator, execute a kernel, get results from the accel-
erator, and write them back to the SSD. Once the execution
of body loop is completed, the application concludes by re-
leasing all the file and memory resources. This model oper-
ates well with traditional manycore-based high-performance
accelerators that have thousands of hardware threads. How-
ever, in contrast to such traditional accelerators, the mem-
ory space of low-power accelerators is unfortunately limited
and difficult to accommodate all data sets that an application
requires to process. Thus, low-power accelerators demand
more iterations of data transfers, which in turn can signif-
icantly increase I/O stack overheads. Furthermore, a small
memory size of the low-power accelerators can enforce a
single data-processing task split into multiple functions and
kernels, which can only be executed by the target accelerator
in a serial order.
3.1 Challenge Analysis
For better insights on the aforementioned challenges, we
built a heterogeneous system that employs the low-power
accelerator described in Section 2.2 and an NVMe SSD [32]
as external storage instead of our flash backbone.
Utilization. Figures 3b and 3c show the results of our perfor-
mance and utilization sensitivity studies in which the frac-
tion of serial parts in kernel executions enforced by data
transfers were varied. As the serial parts of a program in-
crease, the throughput of data-processing significantly de-
creases (Figure 3b). For example, if there exists a kernel
whose fraction of serialized executions is 30%, the perfor-
mance degrades by 44%, on average, compared to the ideal
case (e.g., 0%), thus the accelerator becomes non-scalable
and the full benefits of heterogeneous computing are not
achieved. Poor CPU utilization is the reason behind perfor-
mance degradation (Figure 3c). For the previous example,
processor utilization is less than 46%; even in cases where
the serial parts take account for only 10% of the total kernel
executions, the utilization can be less than at most 59%.
Storage accesses. We also evaluate the heterogeneous sys-
tem by performing a collection of PolyBench [57] and de-
compose the execution time of each application into i) SSD
latency to load/store input/output data, ii) CPU latency that
host storage stack takes to transfer the data, and iii) acceler-
4
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(b) Workload throughput.
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(c) CPU utilization.
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(d) Latency breakdown.
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(e) Energy breakdown.
Figure 3: Performance bottleneck analysis of low-power heterogeneous computing.
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(b) Multiple applications and kernels.
Figure 4: Multi-kernel execution.
ator latency to process the data1. Figure 3d shows that the
data-intensive applications (e.g., ATAX, BICG, and MVT)
consume 77% of the total execution time to transfer the
data between the the accelerator and SSD. Figure 3e illus-
trates that the storage stack accesses, including file system
operations and I/O services, consume 85% of the total en-
ergy in heterogeneous computing. Note that the data trans-
fer overheads for computation-intensive applications (e.g.,
SYRK and 3MM) are not remarkable, but the correspond-
ing energy consumed by the storage stack accounts for more
than 77% of the total energy consumed by the system, on av-
erage. The detailed energy analysis of heterogeneous com-
puting will be further discussed in Section 5.3.
To address the above two challenges, FlashAbacus gov-
erns the internal hardware resources without an assistance
of host or OS. We introduce a multi-kernel execution model
and storage monitor to fully utilize LWPs and virtualize flash
backbone into processors’ memory address, respectively.
3.2 Multi-Kernel Execution
Hand-threaded parallelism (using pthread or message pass-
ing interface) can offer fine control than the parallel execu-
tion, but for such parallelism, it requires to accommodateOS
1 In this analysis, our accelerator latency includes the execution time that
overlaps with the corresponding data transfer (DMA) time; the details of
evaluation method and workload characteristics are described in Section 5
and Table 2, respectively.
threadmanagement, which is infeasible to our low-power ac-
celerator, have to be accommodated. In this work, we allow
all the LWPs to execute different types of kernels in paral-
lel, and each kernel can contain various operational func-
tions. This in turn enables users to offload diverse user ap-
plications and perform different types of data processing in
concert; this is referred to as multi-kernel execution. Figure
4a shows an example of the multi-kernel execution model.
While a conventional kernel is a function that usually has a
very simple iteration, our kernel can contain many functions
and handle a deep depth of function calls. In this execution
model, a host can also offloadmultiple kernels, which are as-
sociated with different applications in our accelerator (Fig-
ure 4b). While our multi-kernel execution is not as powerful
as a thousand hardware thread executions that most many-
core accelerators offer, it allows users to perform more flex-
ible data processing near flash and opens up the opportuni-
ties to make data processing more energy efficient than in
the conventional accelerators.
However, executing different kernels, each with many
functions across multiple LWPs, can introduce other tech-
nical challenges such as load balancing and resource con-
tention. To address these challenges, one can simply ex-
pose all internal LWP’s resources to the host so that users
can finely control everything on their own. Unfortunately,
this design choice can lead to a serious security problem, as
an unauthorized user can access the internal resources and
5
put them to an improper use. This approach may also intro-
duce another type of data movement overheads as frequent
communications are required to use diverse FlashAbacus re-
sources from outside. Therefore, our accelerator internally
governs all the kernels based on two different scheduling
models: i) inter-kernel execution and ii) intra-kernel exe-
cution. In general, in inter-kernel executions, each LWP is
dedicated to execute a specific kernel that performs data pro-
cessing from the beginning to the end as a single instruction
stream. In contrast, the intra-kernel execution splits a kernel
into multiple code blocks and concurrently executes them
across multiple LWPs based on the input data layout. The
scheduling details will be explained in Section 4.
3.3 Fusing Flash into a Multicore System
The lack of file and runtime systems introduces several tech-
nical challenges to multi-kernel execution, including mem-
ory space management, I/O management, and resource pro-
tection. An easy-to-implement mechanism to address such
issues is to read and write data on flash through a set of
customized interfaces that the flash firmware may offer; this
is the typically adopted mechanism in most active SSD ap-
proaches [33, 59]. Unfortunately, this approach is inadequate
for our low-power accelerator platform. Specifically, as the
instruction streams (kernels) are independent of each other,
they cannot dynamically be linked with flash firmware in-
terfaces. Furthermore, for the active SSD approaches, all ex-
isting user applications must be modified by considering the
flash interfaces, leading to an inflexible execution model.
Instead of allowing multiple kernels to access the flash
firmware directly through a set of static firmware interfaces,
we allocate an LWP to govern the memory space of the data
section of each LWP by considering flash address spaces.
This component, referred to as Flashvisor, manages the log-
ical and physical address spaces of the flash backbone by
grouping multiple physical pages across different dies and
channels, and it maps the logical addresses to the memory
of the data section. Note that all the mapping information
is stored in the scratchpad, while the data associated with
each kernel’s data sections are placed into DDR3L. In ad-
dition, Flashvisor isolates and protects the physical address
space of flash backbone from the execution of multiple ker-
nels. Whenever the kernel loaded to a specific LWP requires
accessing its data section, it can inform Flashvisor about the
logical address space where the target data exist by passing
a message to Flashvisor. Flashvisor then checks a permis-
sion of such accesses and translates them to physical flash
address. Lastly, Flashvisor issues the requests to the under-
ling flash backbone, and the FPGA controllers bring the data
to DDR3L. In this flash virtualization, most time-consuming
tasks such as garbage collection or memory dump are pe-
riodically performed by a different LWP, which can ad-
dress potential overheads brought by the flash management
of Flashvisor (cf. Section 4.3). Note that, in contrast to a
conventional virtual memory that requires paging over file
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Figure 5: Examples of inter-kernel scheduling.
system(s) and OS kernel memory module(s), our Flashvisor
internally virtualizes the underlying flash backbone to offer
a large-size of byte-addressable storage without any system
software support. The implementation details of flash virtu-
alization will be explained in Section 4.3.
4. Implementation Details
Kernel. The kernels are represented by an executable object
[68], referred to as kernel description table. The descrip-
tion table, which is a variation of the executable and link-
able format (ELF) [16], includes an executable that contains
several types of section information such as the kernel code
(.text), data section (.ddr3 arr), heap (.heap), and stack
(.stack). In our implementation, all the addresses of such
sections point to the L2 cache of each LWP, except for the
data section, which is managed by Flashvisor.
Offload. A user application can have one or more kernels,
which can be offloaded from a host to a designated memory
space of DDR3L through PCIe. The host can write the kernel
description table associated with the target kernel to a PCIe
base address register (BAR), which is mapped to DDR3L
by the PCIe controller (cf. Figure 2b).
Execution. After the completion of the kernel download(s),
the host issues a PCIe interrupt to the PCIe controller,
and then the controller internally forwards the interrupt to
Flashvisor. Flashvisor puts the target LWP (which will ex-
ecute the kernel) in sleep mode through power/sleep con-
troller (PSC) and stores DDR3L address of such a down-
loaded kernel to a special register, called boot address regis-
ter of the target LWP. Flashvisor then writes an inter-process
interrupt register of the target LWP, forcing this LWP to
jump to the address written in the boot address register.
Lastly, Flashvisor pulls the target LWP out of the sleep mode
through PSC. Once this revocation process is completed, the
target LWP begins to load and execute the specified kernel.
Thus, Flashvisor can decide the order of kernel executions
within an LWP across all LWPs.
4.1 Inter-kernel Execution
Static inter-kernel scheduling. The simplest method to ex-
ecute heterogeneous kernels across multiple LWPs is to allo-
cate each incoming kernel statically to a specific LWP based
on the corresponding application number. Figures 5a shows
6
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Figure 6: Microblocks/screens in an NDP-kernel.
that has two user applications, App0 and App2, each of which
contains two kernels, respectively (e.g., k0/k1 for App0 and
k2/k3 for App2). In this example, a static scheduler assigns
all kernels associated with App0 and App2 to LWP0 and
LWP2, respectively. Figure 5b shows the timing diagram of
each LWP execution (top) and the corresponding latency of
each kernel (bottom). Once a host issues all the kernels in
App0 and App2, it does not require any further communica-
tion with the host until all computations are completed. Even
though this static inter-kernel scheduling is easy to imple-
ment and manage in the multi-kernel execution model, such
scheduling can unfortunately lead to a poor resource utiliza-
tion due to the imbalance of kernel loads. For example, while
LWP1 and LWP3 in idle, k1 and k3 should be suspended un-
til the previously-issued k0 and k2 are completed.
Dynamic inter-kernel scheduling. To address the poor uti-
lization issue behind static scheduling, Flashvisor can dy-
namically allocate and distribute different kernels among
LWPs. If a new application has arrived, this scheduler as-
signs the corresponding kernels to any available LWPs in a
round robin fashion. As shown in Figure 5c, k1 and k3 are
allocated to LWP1 and LWP3, and they are executed in par-
allel with k0 and k2. Therefore, the latency of k1 and k3
are reduced as compared to the case of the static scheduler,
by 2 and 3 time units, respectively. Since each LWP informs
the completion of kernel execution to Flashvisor through the
hardware queue (cf. Figure 2), Flashvisor can consecutively
allocate next kernel to the target LWP. Therefore, this dy-
namic scheduler can fully utilize LWPs if it can secure suffi-
cient kernel execution requests. However, there is still room
to reduce the latency of each kernel while keeping all LWPs
busy, if we can realize finer scheduling of kernels.
4.2 Intra-kernel Execution
Microblocks and screens. In FlashAbacus, a kernel is com-
posed of multiple groups of code segments, wherein the exe-
cution of each depends on their input/output data.We refer to
such groups asmicroblocks. While the execution of different
microblocks should be serialized, in several operations, dif-
ferent parts of the input vector can be processed in parallel.
We call these operations (within a microblock) as screens,
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Figure 7: Examples of intra-kernel scheduling.
which can be executed across different LWPs. For example,
Figure 6a shows the multiple microblocks observed in the
kernel of (FDTD-2D) in Yee’s method [57]. The goal of this
kernel is to obtain the final output matrix, hz, by processing
the input vector, fict . Specifically, in microblock 0 (m0),
this kernel first converts fict (1D array) to ey (2D array).
The kernel then prepares new ey and ex vectors by calcu-
lating ey/hz and ex/hz differentials in microblock 1 (m1).
These temporary vectors are used for getting the final out-
put hz at microblock 2 (m2). In m2, the execution codes per
(inner loop) iteration generate one element of output vector,
hz, at one time. Since there are no risks of write-after-write
or read-after-write in m2, we can split the outer loop of m2
into four screens and allocate them across different LWPs
for parallel executions. Figure 6b shows the input and out-
put vector splitting and their mapping to the data sections of
four LWPs to execute each screen.
In-order intra-kernel scheduling. This scheduler can sim-
ply assign various microblocks in a serial order, and simulta-
neously execute the numerous screens within a microblock
by distributing them across multiple LWPs. Figure 7b shows
an example of an in-order inter-kernel scheduler with the
same scenario as that explained for Figure 5b. As shown
in Figure 7a, k0’s m0 contains two screens ( 1 and 2 ),
which are concurrently executed by different LWPs (LWP0
and LWP1). This scheduling can reduce 50% of k0’s la-
tency compared to the static inter-kernel scheduler. Note that
this scheduling method can shorten the individual latency for
each kernel by incorporating parallelism at the screen-level,
but it may increase the total execution time if the data size
is not sufficiently large to partition as many screens as the
number of available LWPs.
Out-of-order intra-kernel Scheduling. This scheduler can
perform an out of order execution of many screens associ-
ated with different microblocks and different kernels. The
main insight behind this method is that, the data depen-
dency only exists among the microblocks within an appli-
cation’s kernel. Thus, if there any available LWPs are ob-
served, this scheduler borrows some screens from a different
7
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Figure 8: Data structure of multi-app execution chain.
microblock, which exist across different kernel or applica-
tion boundaries, and allocate the available LWPs to execute
these screens. Similar to the dynamic inter-kernel scheduler,
this method keeps all LWPs busy, which can maximize pro-
cessor utilization, thereby achieving high throughput. Fur-
thermore, the out-of-order execution of this scheduler can
reduce the latency of each kernel. Figure 7c shows how
the out-of-order scheduler can improve system performance,
while maximizing processor utilization. As shown in the fig-
ure, this scheduler pulls the screen 1 of k1’s microblock
0 (m0) from time unit (T1) and executes it at T0. This is be-
cause LWP2 and LWP3 are available even after executing all
screens of k0’s microblock 0 (m0), 1 and 2 . With a same
reason, the scheduler pulls the screen a of k1’s microblock
2 (m2) from T3 and execute it at T1. Similarly, the screen 1
of k2’s microblock 1 (m1) can be executed at T1 instead of
T2. Thus, it can save 2, 4 and 4 time units for k0, k1 and k2,
respectively (versus the static inter-kernel scheduler).
Note that, in this example, no screen is scheduled before
the completion of all the screens along with a previous mi-
croblock. In FlashAbacus, this rule is managed by multi-app
execution chain, which is a list that contains the data depen-
dency information per application. Figure 8 shows the struc-
ture of multi-app execution chain; the root contains multiple
pointers, each indicating a list of nodes. Each node main-
tains a series of screen information per microblock such as
LWP ID and status of the execution. Note that the order
of such nodes indicates the data-dependency relationships
among the microblocks.
4.3 Flash Virtualization
The kernels on all LWPs can map the memory regions of
DDR3L pointed by their own data sections to the designated
flash backbone addresses. As shown in Figure 9, individual
kernel can declare such flash-mapped space for each data
section (e.g., input vector on DDR3L) by passing a queue
message to Flashvisor. That is, the queue message contains
a request type (e.g., read or write), a pointer to the data sec-
tion, and a word-based address of flash backbone. Flashvi-
sor then calculates the page group address by dividing the
input flash backbone address, with the number of channel.
If the request type is a read, Flashvisor refers its page map-
ping table with the page group number, and retrieves the cor-
responding page table entry, which contains the address of
physical page group number. It then divides the translated
group number by the total page number of each flash pack-
age, which indicates the package index within in a channel,
and the remainder of the division can be the target physical
page number. Flashvisor creates a memory request target-
ing the underlying flash backbone, and then all the FPGA
controllers take over such requests. On the other hand, for a
write request, Flashvisor allocates a new page group number
by simply increasing the page group number used in a pre-
vious write. In cases where there is no more available page
group number, Flashvisor generates a request to reclaim a
physical block. Note that, since the time spent to lookup and
update the mapping information should not be an overhead
to virtualize the flash, the entire mapping table resides on
scratchpad; to cover 32GB flash backbone with 64KB page
group (4 channels * 2 planes per die * 8KB page), it only
requires 2MB for address mapping. Considering other infor-
mation that Flashvisor needs to maintain, a 4MB scratchpad
is sufficient for covering the entire address space. Note that,
since the page table entries associated with each block are
also stored in the first two pages within the target physical
block of flash backbone (practically used for metadata [81]),
the persistence of mapping information is guaranteed.
Protection and access control. While any of the multiple
kernels in FlashAbacus can access the flash backbone, there
is no direct data path between the FGPA controllers and
other LWPs that process the data near flash. That is, all re-
quests related to flash backbone should be taken and con-
trolled by Flashvisor. An easy way by which Flashvisor can
protect the flash backbone is to add permission information
and the owner’s kernel number for each page to the page
table entry. However, in contrast to the mapping table used
for main memory virtualization, the entire mapping infor-
mation of Flashvisor should be written in persistent storage
and must be periodically updated considering flash I/O ser-
vices such as garbage collection. Thus, adding such tempo-
rary information to the mapping table increases the complex-
ity of our virtualization system, which can degrade overall
system performance and shorten the life time of the under-
lying flash. Instead, Flashvisor uses a range lock for each
flash-mapped data section. This lock mechanism blocks a
request to map a kernel’s data section to flash if its flash
address range overlaps with that of another by considering
the request type. For example, the new data section will
be mapped to flash for reads, and such flash address is be-
ing used for writes by another kernel, Flashvisor will block
the request. Similarly, a request to map for writes will be
blocked if the address of target flash is overlapped with an-
other data section, which is being used for reads. Flashvisor
implements this range lock by using red black tree structure
[65]; the start page number of the data section mapping re-
quest is leveraged as a key, and each node is augmented with
the last page number of the data section and mapping request
type.
8

	


	


	







	


	


	








 !"
#$% !%
&





%
(a) Reads.









	

		
	









	


	


	




 

 
!

"#

$




		%
&
&'
%






(b) Writes.
Figure 9: Examples of flash virtualization procedures in FlashAbacus.
Name Description MBLKs Serial Input LD/ST B/KI Heterogeneous workloads
MBLK (MB) ratio(%) 1 2 3 4 5 6 7 8 9 10 11 12 13 14
ATAX Matrix Transpose&Multip. 2 1 640 45.61 68.86 ● ● ● ●
BICG BiCG Sub Kernel 2 1 640 46 72.3 ● ● ● ●
2DCON 2-Dimension Convolution 1 0 640 23.96 35.59 ● ● ● ● ●
MVT Matrix Vector Prod.&Trans. 1 0 640 45.1 72.05 ● ● ● ● ● ● ● ● ●
ADI Direction Implicit solver 3 1 1920 23.96 35.59 ● ● ● ● ● ● ● ● ●
FDTD 2-D Finite Time Domain 3 1 1920 27.27 38.52 ● ● ● ● ● ● ● ●
GESUM Scalar, Vector&Multip. 1 0 640 48.08 72.13 ● ● ● ● ● ● ● ●
SYRK Symmetric rank-k op. 1 0 1280 28.21 5.29 ● ● ● ● ●
3MM 3-Matrix Multiplications 3 1 2560 33.68 2.48 ● ● ● ●
COVAR Covariance Computation 3 1 640 34.33 2.86 ● ● ● ● ●
GEMM Matrix-Multiply 1 0 192 30.77 5.29 ● ● ● ● ● ● ● ●
2MM 2-Matrix Multiplications 2 1 2560 33.33 3.76 ● ● ● ● ● ● ●
SYR2K Symmetric rank-k op. 1 0 1280 30.19 1.85 ● ● ● ●
CORR Correlation Computation 4 1 640 33.04 2.79 ● ● ● ●
Table 2: Important characteristics of our workloads.
Storage management. Flashvisor can perform address
translation similar to a log-structured pure page mapping
technique [42], which is a key function of flash firmware
[3]. To manage the underlying flash appropriately, Flashvi-
sor also performs metadata journaling [3] and garbage col-
lection (including wear-leveling) [10, 11, 38, 60]. However,
such activities can be strong design constraints for SSDs as
they should be resilient in all types of power failures, includ-
ing sudden power outages. Thus, such metadata journaling
is performed in the foreground and garbage collection are
invoked on demand [10]. In cases where an error is detected
just before an uncorrectable error correction arises, Flashvi-
sor excludes the corresponding block by remapping it with
new one. In addition, all the operations of these activities are
executed in the lockstep with address translation.
However, if these constraints can be relaxed to some ex-
tent, most overheads (that flash firmware bear brunt of) are
removed from multi-kernel executions. Thus, we assign an-
other LWP to perform this storage management rather than
data processing. While Flashvisor is responsible for mainly
address translation and multi-kernel execution scheduling,
this LWP, referred to as Storengine, periodically dumps the
scratchpad information to the underlying flash as described
in the previous subsection. In addition, Storengine reclaims
the physical block from the beginning of flash address space
to the end in background.Most garbage collection and wear-
leveling algorithms that are employed for flash firmware se-
lect victim blocks by considering the number of valid pages
and the number of block erases. These approaches increase
the accuracy of garbage collection and wear-leveling, since
they require extra information to set such parameters and
search of the entire address translation information to iden-
tify a victim block. Rather than wasting compute cycles to
examine all the information in the page table, Storengine
simply selects the target victim block from a used block
pool in a round robin fashion and loads the corresponding
page table entries from flash backbone. Storengine periodi-
cally migrates valid pages from the victim block to the new
block, and return the victim to a free block in idle, which is
a background process similar to preemtable firmware tech-
niques [38, 40]. Once the victim block is selected, the page
mapping table associated with those two blocks is updated
in both the scratchpad and flash. Note that all these activities
of Storengine can be performed in parallel with the address
translation of Flashvisor. Thus, locking the address ranges
that Storengine generates for the snapshot of the scratchpad
(journaling) or the block reclaim is necessary, but such ac-
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tivities overlapped with the kernel executions and address
translations (are performed in the background).
5. Evaluation
Accelerators.We built five different heterogeneous comput-
ing options. “SIMD” employs a low-power accelerator that
executes multiple data-processing instances using a single-
instruction multiple-data (SIMD) model implemented in
OpenMP [49], and SIMD performs I/Os through a discrete
high-performance SSD (i.e., Intel NVMe 750 [32]). On
the other hand, “InterSt”, “InterDy”, “IntraIo”, and
“IntraO3” employ the static inter-kernel, dynamic inter-
kernel, in-order intra-kernel, and out-of-order intra-kernel
schedulers of FlashAbacus, respectively. In these acceler-
ated systems, we configure the host with Xeon CPU [31]
and 32GB DDR4 DRAM [64].
Benchmarks.We also implemented 14 real benchmarks that
stem from Polybench [57] on all our accelerated systems2.
To evaluate the impact of serial instructions in the multi-core
platform, we rephrase partial instructions of tested bench-
marks to follow a manner of serial execution. The configu-
ration details and descriptions for each application are ex-
plained in Table 2. In this table, we explain how many mi-
croblocks exist in an application (denoted by MBLKs). Se-
rial MBLK refers to the number of microblocks that have no
screens; these microblocks are to be executed in serial. The
table also provides several workload analyses, such as the
input data size of an instance (Input), ratio of load/store in-
structions to the total number of instructions (LD/ST ratio),
and computation complexity in terms of data volumes to pro-
cess per thousand instructions (B/KI). To evaluate the bene-
fits of different accelerated systems, we also created 14 het-
erogeneous workloads by mixing six applications. All these
configurations are presented at the right side of the table,
where the symbol • indicates the correspondent applications,
which are included for such heterogeneous workloads.
Profile methods. To analyze the execution time breakdown
of our accelerated systems, we instrument timestamp an-
notations in both host-side and accelerator-side application
source codes by using a set of real-time clock registers and
interfaces. The annotations for each scheduling point, data
transfer time, and execution period enable us to capture the
details of CPU active cycles and accelerator execution cy-
cles at runtime. On the other hand, we use a blktrace analysis
[6] to measure device-level SSD performance by removing
performance interference potentially brought by any mod-
ules in storage stack. We leverage Intel power gadget tool to
collect the host CPU energy and host DRAM energy [43].
Lastly, we estimate the energy consumption of FlashAbacus
hardware platform based on TI internal platform power cal-
2 In this implementation, we leverage a set of TI code generation tools
[66, 67, 69] to develop and compile the kernels of our FlashAbacus. Note
that the memory protection and access control are regulated by the TI’s
tools, which may be limited for other types of acceleration hardware.
culator, and use our in-house power analyzer to monitor the
dynamic power of SSD [34, 79].
5.1 Data Processing Throughput
Figure 10 demonstrates the overall throughput of all hard-
ware accelerators that we implemented by executing both
homogeneous workloads and heterogeneous workloads.
Generally speaking, the proposed FlashAbacus approach
(i.e., IntraO3) outperforms the conventional accelerator
approach SIMD by 127%, on average, across all workloads
tested.
Homogeneous workloads. Figure 10a shows the over-
all throughput evaluated from homogeneous workloads. In
this evaluation, we generate 6 instances from each kernel.
Based on the computation complexity (B/KI), we catego-
rize all workloads into two groups: i) data-intensive and
ii) computing-intensive. As shown in the figure, all our
FlashAbacus approaches outperform SIMD for data-intensive
workloads by 144%, on average. This is because, although
all the accelerators have equal same computing powers,
SIMD cannot process data before the data are brought by the
host system. However, InterSt has poorer performance,
compared to InterDy and IntraO3, by 53% and 52%, re-
spectively. The reason is that InterSt is limited to spread-
ing homogeneousworkloads across multiple workers, due to
its static scheduler configuration. Unlike InterSt, IntraIo
enjoys the benefits of parallelism, by partitioning kernels
into many screens and assigning them to multiple LWPs.
However, IntraIo cannot fully utilize multiple LWPs if
there is a microblock that has no code segments and that can-
not be concurrently executed (i.e., serial MBLK). Compared
to IntraIo, IntraO3 successfully overcomes the limits of
serial MBLK by borrowing multiple screens from different
microblocks, thereby improving the performance by 62%,
on average. For homogeneousworkloads, InterDy achieves
the best performance, because all the kernels are equally as-
signed to a single LWP and are simultaneously completed.
While IntraO3 can dynamically schedule microblocks to
LWPs for a better load balance, IPC overheads (between
Flashvisor and workers) and scheduling latency of out-of-
order execution degrade IntraO3’s performance by 2%, on
average, compared to InterDy.
Heterogeneous workloads. Figure 10b shows the overall
system bandwidths of different accelerated systems under
heterogeneous workloads. For each execution, we gener-
ate 24 instances, four from a single kernel. SIMD exhibits
3.5 MB/s system bandwidth across all heterogeneous work-
loads, on average, which is 98% worse than that of data-
intensive workloads. This is because, heterogeneous work-
loads contain computing-intensive kernels, which involve
much longer latency in processing data than storage ac-
cesses. Although the overheads imposed by data movement
are not significant in computing-intensive workloads, the
limited scheduling flexibility of SIMD degrades performance
by 42% and 50%, compared to InterDy and IntraO3, re-
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Figure 10: Performance analysis (computation throughput normalized to SIMD).
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(b) The latency analysis for heterogeneous workloads.
Figure 11: Latency analysis (normalized to SIMD).
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(b) Latency analysis (MX1).
Figure 12: CDF analysis for workload latency.
spectively. In contrast to the poor performance observed in
homogeneous workloads, InterSt outperforms IntraIo
by 34% in workloadsMX2,3,4,6,7,9 and 13. This is because
SIMD can statically map 6 different kernels to 6 workers.
However, since different kernels have various data process-
ing speeds, unbalanced loads across workers degrade per-
formance by 51%, compared to IntraIo, for workloads
MX1,5,8,10,11 and 12. Unlike InterSt, InterDymonitors
the status of workers and dynamically assigns a kernel to
a free worker to achieve better load balance. Consequently,
InterDy exhibits 177% better performance than InterSt.
Compared to the best performance reported by the previous
homogeneous workload evaluations, performance degrada-
tion of InterDy in these workloads is caused by a stagger
kernel, which exhibits much longer latency than other ker-
nels. In contrast, IntraO3 shortens the latency of the stag-
ger kernel by executing it across multiple LWPs in parallel.
As a result, IntraO3 outperforms InterDy by 15%.
5.2 Execution Time Analysis
Homogeneous workloads. Figure 11a analyzes latency of
the accelerated systems (with homogeneousworkloads). For
data-intensive workloads (i.e., ATAX, BICG, 2DCONV, and
MVT), average latency, maximum latency, and minimum la-
tency of SIMD are 39%, 87%, and 113% longer than those
of FlashAbacus approaches, respectively. This is because,
SIMD consumes extra latency to transfer data through dif-
ferent I/O interfaces and redundantly copy I/Os across dif-
ferent software stacks. InterSt and InterDy exhibit simi-
lar minimum latency. However, InterDy has 57% and 68%
shorter average latency and maximum latency, respectively,
compared to InterSt. This is because, InterSt can dy-
namically schedule multiple kernels across different work-
ers in parallel. The minimum latency of inter-kernel sched-
ulers (InterSt and InterDy) is 61% longer than that of
intra-kernel schedulers (IntraIo and IntraO3), because
intra-kernel schedulers can shorten single kernel execution
by leveraging multiple cores to execute microblocks in par-
allel.
Heterogeneous workloads. Figure 11b shows the same la-
tency analysis, but with heterogeneous workloads. All het-
erogeneous workloads have more computing parts than the
homogeneous ones, data movement overheads are hidden
behind their computation somewhat. Consequently, SIMD
exhibits kernel execution latency similar to that of IntraIo.
Meanwhile, InterSt exhibits a shorter maximum latency
for workloadsMX4,5,8 and 14, compared to IntraIo. This
is because, these workloads contain multiple serial mi-
croblocks that stagger kernel execution. Further InterSt
has the longest average latency among all tested approaches
due to inflexible scheduling strategy. Since IntraO3 can
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Figure 13: Analysis for energy decomposition (all results are normalized to SIMD).
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Figure 14: Analysis of processor utilization.
split kernels into multiple screens and achieve a higher level
of parallelism with a finer-granule scheduling, it performs
better than InterDy in terms of the average and maximum
latency by 10% and 19%, respectively.
CDF analysis. Figures 12a and 12b depict the execution
details of workload ATAX and MX1, each representing ho-
mogeneous and heterogeneous workloads, respectively. As
shown in Figure 12a, InterDy takes more time to com-
plete the first kernel compared to IntraIo and IntraO3, be-
cause InterDy only allocates single LWP to process the first
kernel. For all the six kernels, InterO3 also completes the
operation earlier than or about the same time as InterDy.
More benefits can be achieved by heterogeneous execution.
As shown in Figure 12b, for the first four data-intensive
kernels, SIMD exhibits much longer latency compared to
FlashAbacus, due to the system overheads. While SIMD out-
performs InterSt for the last two computation-intensive
kernels, IntraO3 outperforms SIMD by 42%, on average.
5.3 Energy Evaluation
In Figure 13, the energy of all five tested accelerated sys-
tems is decomposed into the data movement, computation
and storage access parts. Overall, IntraO3 consumes aver-
age energy less than SIMD by 78.4% for all the workloads
that we tested. Specifically, all FlashAbacus approaches ex-
hibit better energy efficiency than SIMD for data-intensive
workloads (cf. Figure 13a). This is because, the host re-
quires periodic transfer of data between the SSD and accel-
erator, consuming 71% of the total energy of SIMD. Note
that, InterSt consumes 28% more energy than SIMD for
computing-intensive workloads, GEMM, 2MM, and SYR2K.
Even though InterSt cannot fully activate all workers due
to its inflexibility, it must keep Flashvisor and Storengine
always busy for their entire execution, leading to ineffi-
cient energy consumption behavior. However, IntraIo,
InterDy, and IntraO3 reduce the overall energy con-
sumption by 47%, 22%, and 2%, respectively, compared
to InterSt. This is because IntraO3 can exploit the mas-
sive parallelism (among all workers), saving energy, wasted
by the idle workers (observed by InterSt).
5.4 Processor Utilizations
Figures 14a and 14b show an analysis of LWP utilizations
obtained by executing homogeneous and heterogeneous
workloads. In this evaluation, LWP utilization is calculated
by dividing the LWP’s actual execution time (average) by
the latency to execute entire application(s) in each work-
load. For data-intensive ones, most of LWP executions are
stalled due to the long latency of storage accesses, which
make SIMD’s LWP utilizations lower than InterO3 by 23%,
on average. On the other hand, InterDy keeps all proces-
sors busy by 98% of the total execution time, which leads
the highest LWP utilization among all accelerated systems
we tested. IntraO3 schedules microblocks in out-of-order
manner and only a small piece of code segment is executed
each time, which makes its LWP utilization slightly worse
than InterDy ones (less than 1%) for the execution of ho-
mogeneous kernels. In contrast, for heterogeneous kernel ex-
ecutions, IntraO3 achieves processor utilization over 94%,
on average, 15% better than that of InterDy. Since LWP
utilization is strongly connected to the degree of parallelism
and computing bandwidth, we can conclude that IntraO3
outperforms all the accelerated systems.
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Figure 15: Resource utilization and power analysis.
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Figure 16: Analysis of graph/big data applications.
5.5 Dynamics in Data Processing and Power
Figures 15a and 15b illustrate the time series analysis re-
sults for utilizing functional units and power usage of work-
ers, respectively. In this evaluation, we compare the results
of IntraO3 with those for SIMD to understand in detail the
runtime behavior of the proposed system. As shown in Fig-
ure 15a, IntraO3 achieves shorter execution latency and
better function unit utilization than SIMD. This is because,
IntraO3 can perform parallel execution of multiple serial
microblocks in multiple cores, which increases the function
unit utilization. In addition, due to the shorter storage ac-
cess, IntraO3 can complete the execution 3600 us earlier
than SIMD. On the other hand, IntraO3 exhibits much lower
power consumption than SIMD during storage access (Figure
15b). This is because SIMD requires the assistance of host
CPU andmain memory in transferring data between the SSD
and accelerator, which in turn consumes 3.3x more power
than IntraO3. Interestingly, the pure computation power of
IntraO3 is 21% higher than SIMD, because IntraO3 en-
ables more active function units to perform data processing,
thus taking more dynamic power.
5.6 Extended Evaluation on Real-world Applications
Application selection. In this section, we select five rep-
resentative data-intensive workloads coming from graph
benchmarks [12] and bigdata benchmarks [24] in order to
better understand system behaviors with real applications: i)
K-nearest neighbor (nn), ii) graph traversal (bfs), iii) DNA
sequence searching (nw), iv) grid traversal (path) and v)
mapreduce wordcount (wc)).
Performance. Figure 16a illustrates data processing through-
put of our FlashAbacus by executing the graph/bigdata
benchmarks. One can observe from this figure that the aver-
age throughput of FlashAbacus approaches (i.e., IntraIo,
InterDy and IntraO3) outperform SIMD by 2.1x, 3.4x and
3.4x, respectively, for all data-intensive workloads that we
tested. Even though SIMD can fully utilize all LWPs, and it is
expected to bring an excellent throughput for the workloads
that have no serialized faction of microblocks (i.e., nw and
path), SIMD unfortunately exhibits poor performance than
other FlashAbacus approaches. This performance degrada-
tion is observed because LWPs are frequently stalled and
bear brunt of comparably long latency imposed by moving
the target data between its accelerator and external SSD over
multiple interface and software intervention boundaries.
Similarly, while SIMD’s computation capability is power-
ful much more than InterSt’s one, which requires to ex-
ecute multiple kernels in a serial order, InterSt’s average
throughput is 120% and 131% better than SIMD’s perfor-
mance for nw and path, respectively.
Energy. We also decompose the total energy of the sys-
tem, which is used for each data-intensive application, into
i) data movement, ii) computation, and iii) storage access;
each item represents the host energy consumed for transfer-
ring data between the accelerator and SSD, the actual energy
used by accelerator to compute, and the energy involved in
serving I/O requests, respectively. The results of this energy
breakdown analysis is illustrated by Figure 16b. One can ob-
serve from this figure that InterSt, IntraI0, InterDy and
IntraO3 can save the total average energy for processing
all data by 74%, 83%, 88% and 88%, compared to SIMD, re-
spectively. One of the reasons behind of this energy saving is
that the cost of data transfers account for 79% of the total en-
ergy cost in SIMD, while FlashAbacus eliminates the energy,
wasted in moving the data between the accelerator and SSD.
We observe that the computation efficiency of InterDy and
IntraO3 also is better than that SIMD for even the workloads
that have serial microblocks (i.e., bfs and nn). This is be-
cause OpenMP that SIMD use should serialize the executions
of serial microblocks, whereas Flashvisor of the proposed
FlashAbacus coordinates such serial microblocks from dif-
ferent kernels and schedule them across different LWPs in
parallel.
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6. Discussion and Related Work
Platform selection. The multicore-based PCIe platform we
select [29] integrates a terabit-bandwidth crossbar network
for multi-core communication, which potentially make the
platform a scale-out accelerator system (by adding up more
LWPs into the network). In addition, considering a low
power budget (5W ∼20W), the platform we implemented
FlashAbacuse has been considered as one of the most en-
ergy efficient (and fast) accelerator in processing a massive
set of data [25]. Specifically, it provides 358 Gops/s with
25.6 Gops/s/W power efficiency, while other low-power
multiprocessors such as a many-core system [54], a mobile
GPU [51, 52], a FPGA-based accelerator [77] are available
to offer 10.5, 256 and 11.5 Gops/s with 2.6, 25.6 and 0.3
Gops/s/W power efficiency, respectively.
Limits of this study.While the backend storage complex of
FlashAbacus is designed as a self-existent module, we be-
lieve that it is difficult to replace with conventional off-the-
shelf SSD solutions. This is because our solution builds flash
firmware solution from scratch, which is especially cus-
tomized for flash virtualization. We select a high-end FPGA
for the flash transaction controls as research purpose, but the
actual performance of flash management we believe cannot
be equal to or better than microcoded ASIC-based flash con-
troller due to the limit of low frequency of FPGA. Another
limit behind this work is that we are unfortunately not able
to implement FlashAbacus in different accelerators such as
GPGPU due to access limits for such hardware platforms
and a lack of supports for code generations. However, we
believe that the proposed self-governing design (e.g., flash
integration and multi-kernel execution) can be applied to
any type of hardware accelerators if vendor supports or open
their IPs, which will outperform many accelerators that re-
quire employing an external storage.
Hardware/software integration. To address the overheads
of data movements, several hardware approaches tried to di-
rectly reduce long datapath that sit between different com-
puting devices. For example, [4, 20, 61] forward the tar-
get data directly among different PCIe devices without a
CPU intervention. System-on-chip approachs that tightly in-
tegrate CPUs and accelerators over shared memory [17, 75],
which can reduce the data transfers between. However, these
hardware approaches cannot completely address the over-
heads imposed by discrete software stacks. Since SSDs are
block devices, which can be shared by many other user ap-
plications, all the SSD accesses should be controlled by the
storage stack appropriately. Otherwise, the system cannot
guarantee the durability of storage, and simultaneous data
access without an access control of storage stack can make
data inconsistent, in turn leading to a system crash. In con-
trast, a few previous studies explored reducing the overheads
of moving data between an accelerator and a storage by op-
timizing the software stack of the two devices [63, 73, 80].
However, these studies cannot remove all limitations im-
posed by different physical interface boundaries, and unfor-
tunately, their solutions highly depends on the target sys-
tem’s software and software environment.
In-storage processing. Prior studies [2, 13, 22, 41, 72] pro-
posed to eliminate the data movement overheads by lever-
aging the existing controller to execute a kernel in storage.
However, these in-storage process approaches are limited to
a single core execution and their computation flexibility is
strictly limited by the APIs built at the design stage. [33] in-
tegrates SSD controller and data processing engine within a
single FPGA, which supports parallel data access and host
task processing. While this FPGA-based approach is well
optimized for a specific application, porting the current host
programs to RTL design can bring huge burdens to program-
mers and still inflexible to adopt many different types of
data-intensive applications at runtime. FlashAbacus governs
the storage within an accelerator and directly executes mul-
tiple general applications across multiple light-weight pro-
cessors without any limit imposed by the storage firmware
or APIs.
Open-channel or cross-layer optimization. Many propos-
als also paid attention on cross-layer optimizations or open-
channel SSD approaches that migrates firmware from the
device to kernel or partitions some functionalities of flash
controller and implement it into OS [7, 26, 36, 39, 46, 53].
While all these studies focused on managing the underlying
flash memory and SSD efficiently, they have a lack of con-
siderations on putting data processing and storage together
in an hardware platform. In addition, since these proposals
cannot be applied into an single hardware accelerator, which
has no storage stack, but requires byte-addressability to ac-
cess the underlying storage complex.
7. Conclusion
In this work, we combined flash with lightweight multi-core
accelerators to carry out energy-efficient data processing.
Our proposed accelerator can offload various kernels in an
executable form and process parallel data. Our accelerator
can improve performance by 127%, while requiring 78%
less energy, compared to a multi-core accelerator that needs
external storage accesses for data-processing.
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